PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:	)	
	)	
HANSEN et al.	)	Group Art No. TBA
	)	
Serial No: TBA	)	Examiner: TBA
	)	
Filed: Herewith	)	Docket No. 006559.00009

For: *LIST OUTPUT VITERBI DECODER WITH BLOCKWISE ACS AND TRACEBACK*

INFORMATION DISCLOSURE STATEMENT

Commissioner of Patents
U.S. Patent and Trademark Office
Customer Service Window
Randolph Building
401 Dulany Street
Alexandria, VA 22314

Sir:

Pursuant to 37 C.F.R. §1.56 and in compliance with 37 C.F.R. §1.97, Applicants submit herewith Form PTO-1449 identifying information for consideration by the Examiner. Copies of the cited documents were provided with the International Search Report.

If the Patent and Trademark Office determines that a fee is required, please charge our Deposit Account No. 19-0733.

Respectfully submitted,

BANNER & WITCOFF, LTD.

Date Sept. 21, 2005

By: _____
Bradley C. Wright
Registration No. 38,061

Banner & Witcoff, Ltd.
Customer No. 22907

BCW/sdm

ALL REFERENCES CONSIDERED EXCEPT WHERE LINED THROUGH. /S.H./

USPTO Form 1449 U.S. Department of Commerce
Patent and Trademark Office

INFORMATION DISCLOSURE CITATION
Sheet 1 of 1

Attorney Docket No.	Serial No.
006559.00009	10/550094 TBA
Applicant(s): HANSEN et al	
Filing Date: September 21, 2005	Group: TBA

U.S. PATENT DOCUMENTS

Examiner Initial	Patent No.	Date	Name	Class	Subclass	Filing Date (if appropriate)

FOREIGN PATENT DOCUMENTS

Examiner Initial	Document No.	Date	Country	Class	Subclass	Translation YES	Translation NO
	GB 2 305 827 A	16 April 1997	Great Britain				

OTHER DOCUMENTS (including Author, Title, Date, Pertinent Pages, etc.)

	CZAJA et al.: "Variable data rate Viterbi decoder with modified LOVA algorithm", TENCON '95, PROCEEEDINGS OF THE IEEE REGION 10 INTERNATIONAL CONFERENCE ON MICROELECTRONICS AND VLSI, Hong Kong, November 6-10, 1995, pages 472-475. XP010160164.
	BOUTILLON et al.: "VLSI architectures for the MAP Algorithm", IEEE TRANSACGIONS ON COMMUNICATIONS, vol. 51, no. 2, February 2003, pages 175-185, XP001164390.
	FETTWEIS et al.: "Feedforward Architectures for Parallel Viterbi Decoding", JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL, IMAGE, AND VIDEO TECHNOLOGY, vol. 3, no. 1 / 2, June 1, 1991, pages 105-119, XP00228897.
	SEARCH REPORT, mailed March 9, 2004

EXAMINER /Syed Haider/ (12/14/2010) DATE CONSIDERED 12/14/2010

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

ALL REFERENCES CONSIDERED EXCEPT WHERE LINED THROUGH. /S.H./